3

I'm looking for Registers automation solution for VLSI design.

i.e, some standard way to describe RTL registers in some text file, or XML, that can be processed to Verilog, VHDL, Specman, System Verilog, C header and HTML/PDF documentation.

Any recommendations?

I've found IP-XACT, which is an IEEE standard (http://standards.ieee.org/getieee/1685/download/1685-2009.pdf)

And even discovered that Cadence support it with Specman and SV scripts.

Is IP-XACT in common use?
Any opinions regarding it?

Any recommendations for the other required tools in the process? (easy editing of the XML file, Verilog, C and Documentation generation)

Of course, I can write these scripts myself, but it's silly to re-invent the wheel, if it had already been done before...

Thanks

Zvika
  • 1,542
  • 2
  • 17
  • 21

3 Answers3

4

If you are not afraid of coding a bit yourself, the tool ipxact2systemverilog can do the job.

It's converting IP-XACT register definitions to VHDL, Verilog, ... and documentation as HTML or PDF (with RestructuredText).

It's written in Python and quiet easy to extend or modify.

About writing XML. It's quiet simple in Eclipse with the default XML plugin. You can switch between text view and a kind of table view. It is understanding the XSD schema, so it's helping you by displaying you the possibilities for the next XML elements.

oddball
  • 293
  • 2
  • 12
vermaete
  • 1,330
  • 1
  • 17
  • 28
2

The IP-XACT format is commonly used to transfer register information these days. Most commercial IP that requires configuration comes with an IP-XACT specification including registers. However, for entering register information it is not very useful (XML).

On the input side (commercial) tools usually provide a GUI to enter the XML data (like bitwise from Duolog). Most tools include input filters for other formats, like table-based, SystemRDL, YAML, etc.

On the output side all sorts of register views are supported by different tools. HDL is less common, because that is usually subject to corporate non-disclosure rules. I think Cadence has a free script that generates SystemVerilog (UVM) registers from IP-XACT.

I cannot give a specific recommendation. If you can spend some time, check out MIX which is OpenSource (administered by me). Approach it by trying to get the Examples running.

Hope that gets you started.

Thorsten
  • 710
  • 8
  • 17
0

IDesignSpec(Agnisys) is the best solution in the market. You can convert IP-XACT to (System rdl, system verilog, vhdl,system c, as well as docx, excel and html, pdf also). It is the best , this tool support on windows/linux/mac.

Thanks, Avdhesh

Smajl
  • 7,555
  • 29
  • 108
  • 179
Avijohnsmith
  • 1