jbdavid

211
reputation

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab I manage my own home network and Linux server.. have supported linux user in conjuction with being CAD tool administrator